## **AMENDMENTS TO THE CLAIMS**

1. (Currently Amended) A video decoding system comprising:

a plurality of transport decoders for receiving compressed bitstreams of a plurality of

channels, parsing and outputting the respective-video bitstreams of the compressed bitstreams;

a video decoder for receiving the HD-class-video bitstreams of the plurality of channels

through from the transport decoders, and alternately decoding a plurality of video frames for the

respective channels in a display frame period in the unit of a picture;

an external memory for storing video-decoded frames for a motion compensation in the

video decoder and a dual video display;

a video display processor (VDP) for reading out the video frame data of the plurality of

channels decoded by the video decoder from the external memory, converting the video frame

data to match a display format, and simultaneously displaying the video frames of the plurality of

channels on a screen of a display device; and

a memory interface for interfacing the video decoder, the external memory and the VDP

so that the video decoder decodes and displays the plurality of HD-class-video frames for the

display frame period.

2. (Currently Amended) The video decoding system of claim 1, wherein the video

decoder comprises:

a video buffer for temporarily storing the video bitstreams of the plurality of channels

outputted through the plurality of TS decoders in the unit of a picture, and then outputting the

video bitstreams;

Docket No.: 0465-1045P

a variable-length decoder (VLD) unit for separating the video bitstreams of the plurality

of channels outputted through the video buffer into motion vectors, quantization values and DCT

coefficients by alternately variable-length-decoding the video bitstreams of the respective

channels in the unit of a picture;

a plurality of inverse quantization (IQ) units for inverse-quantizing the DCT coefficients

of the respective channels in accordance with the corresponding quantization values;

a plurality of inverse discrete cosine transform (IDCT) units for receiving the DCT

coefficients inverse-quantized by the IQ unit, dividing sub-blocks in a macro block including the

inverse-quantized DCT coefficients into a plurality of groups, and performing a pipelined IDCT

of the groups;

a motion compensation unit for performing a motion compensation of present pixel

values in the unit of a picture using the motion vectors outputted from the VLD unit and a

previous frame stored in the external memory;

an adder for adding IDCT-transformed values outputted from the respective IDCT units

and motion-compensated values outputted from the motion compensation unit; and

a picture control unit for controlling the video buffer, the VLD unit, the adder, and the

motion compensation unit in the unit of a picture so that other video frames in the display frame

period are decoded.

3. (Original) The video decoding system of claim 2, wherein the number of the transport

decoders, the IQ units or the IDCT units is 2.

4. (Original) The video decoding system of claim 3, wherein the memory interface

comprises:

a down-sampling unit for performing a reduction of an output of the adder in horizontal

and vertical directions according to picture and display types, and storing the reduced data in the

external memory; and

an up-sampling unit for up-sampling data readout from the memory in a horizontal

direction during the motion compensation, and outputting the up-sampled data to the motion

compensation unit.

5. (Original) The video decoding system of claim 4, wherein the down-sampling unit

performs a 1/2-reduction of resolution of the respective pictures in the horizontal direction, or

performs a 1/2-reduction of resolution of the respective pictures in the horizontal and vertical

directions, respectively, in accordance with the display type of the data outputted from the adder.

6. (Original) The video decoding system of claim 4, wherein the down-sampling unit

does not perform a reduction of a DTV main picture, but performs a 1/2-reduction of resolution

of a DTV sub-picture in the horizontal and vertical directions if the display type is a PIP type

composed of a DTV main display and a DTV sub-display.

7. (Original) The video decoding system of claim 4, wherein the down-sampling unit

performs a 1/2-reduction of resolution of a DTV main picture and a DTV sub-picture in the

Application No. 10/633,641

Amendment dated June 27, 2007

Reply to Office Action of March 27, 2007

Page 5 of 12

Docket No.: 0465-1045P

horizontal direction only if the display type is a split-screen type composed of a DTV main

display and a DTV sub-display.

8. (Original) The video decoding system of claim 1, wherein if the input data is encoded

to a frame picture and a dual video display is performed, the picture control unit controls so that

a period of a decode sync required for one frame decoding of the video decoder becomes a half

period of a disp field required for one frame display of the VDP, and the plurality of video

frames are decoded and displayed for one period of the disp field.

9. (Original) The video decoding system of claim 1, wherein if the input data is encoded

to a frame picture and a dual video display is performed, the picture control unit controls so that

a period of a decode sync required for one frame decoding of the video decoder becomes a half

period of a disp field required for one frame display of the VDP, and so that a top field of one

channel is decoded for a half period of the decode sync and a top field of another channel is

decoded for the other half period of the decode sync, while a bottom field of the one channel is

decoded for a half period of a next decode sync and a bottom field of the another channel is

decoded for the other half period of the next decode sync.

10. (Original) The video decoding system of claim 1, wherein the external memory

comprises a double data rate (DDR) SDRAM having a 64-bit data width of more than 135MHz.

Application No. 10/633,641 Amendment dated June 27, 2007

Reply to Office Action of March 27, 2007

Docket No.: 0465-1045P

Page 6 of 12

11. (New) The video decoding system of claim 1, wherein the video decoder alternately decodes the video bitstreams of the respective channels.

12. (New) The video decoding system of claim 11, wherein the video bitstreams of the respective channels are decoded without reduction of resolution of the video bitstreams of the respectively channels.